blog-banner.jpg

Semiconductor Design & Verification Articles

Intrinsix Presenting on Test & Validation Topics at CadenceCONNECT Mission Critical on October 13, 2020

cadence-connectCadence® will be hosting CadenceCONNECT:  Mission Critical, A Digital Experience on Tuesday October 13th.  During this online conference, engineers will be introduced to optimized design methodologies for mission-critical electronics system applications like A&D, safety, security, 5G, and others.

The event brings together Cadence technology users, developers, and industry experts for networking, sharing best practices on critical design and verification issues, as well as discovering new techniques for designing advanced silicon, SoCs, and systems. 

In addition to the two excellent keynotes speakers,  Tom Beckley the Sr VP and GM of the Custom IC & PCB Group at Cadence and Len Orlando the Air Force HwA Lead for OSD (T&AM) at the Air Force Research Laboratory, there will be a large number of technical sessions to attend - including three presented by Intrinsix:

  • Design Track:  11-11:30am Hierarchical Test Insertion Flow Through Multiple Levels of Hierarchy to Enable Pattern Migration in Modus ATPG
  • Design Track:  2-2:30pm BISR Implementation with 0d-PMBIST Flow
  • Verification & Validation Track:  10:30-11am Design Validation with Protium Platform: A Case Study

The event overview can be found HERE

A list of all the sessions can be found HERE

You can register for this free event HERE

cadence-connect-image

Leave a comment

Five Criteria For Evaluation of a Semiconductor

Recent Articles

Gain Valuable Insight Into Your Semiconductor Project

Popular Articles