Careers at Intrinsix

This is an immediate opening and is a work-from-home/remote full-time position with Intrinsix. Short-term project-based positions may also be available.

[Updated 02 April 2021]

Senior/Principal Physical Design & Layout Engineer, Digital ASIC/SoC

Intrinsix is seeking an expert Digital and Mixed-Signal ASIC/SoC Physical Design and Layout Engineer to be a hands-on technical contributor and team leader in the design and layout of standard cells for both full-custom and semi-custom ASICs. Intrinsix ASICs and SoCs are designed for end-use in many diverse industries such as aerospace and defense, medical and biotech, autonomous driving, finance, Internet of Things, telecommunications, and consumer electronics.

As a Principal Physical Design Engineer at Intrinsix, you will collaborate with the front-end ASIC engineering teams, utilizing your experience to lead and execute full-chip layout design, block-level floorplanning and partitioning, and analysis and design of I/O rings, pad placement, bump planning, and distribution layers. You will craft innovative layout solutions and create custom wiring for complex ASIC & SoC designs implemented in a variety of advanced process nodes and state-of-the-art technologies. This position can be based out of the Marlborough, Massachusetts Design Center, or can be a work-from-home/remote position for highly experienced engineers living in other areas of the US. Dependent on your prior experience and career goals, this position could entail managing and growing a team of engineers.

Qualifications and Skills:

• 10+ years of experience in transistor-level design and layout of Digital and Mixed-Signal integrated circuits and systems-on-chip with broad experience in a wide variety of leading-edge technologies and foundry processes for high-performance Mixed-Signal SoCs.
• Significant experience with layout in sub-28nm nodes and FinFET architectures is required. Advanced node experience (10nm, 7nm, 5nm) is highly desirable.
• Broad understanding of the entire ASIC development cycle, with hands-on experience in the backend flow including: Floorplanning, Power Planning, CTS (Clock Tree Synthesis), PNR (Placement and Routing), Parasitic Extraction, STA (Static Timing Analysis), timing closure, Power Analysis (including EM/IR), Post-layout simulation, and Physical verification (including DRC and LVS).
• Significant experience using industry-standard methodologies and EDA tool flows, with expert-level fluency using the Cadence Innovus tool flow and Mentor Calibre highly desired.
• Proven track record of on-schedule delivery of layout blocks and/or macros following top-down strategy and specifications.
• Proven ability to address and resolve layout issues such as Multi-Vt design, EM (electromigration), ESD protection, current density and leakage current issues, IR drop and power distribution issues, signal coupling and parasitic inductance, simultaneous switching noise, peak/average/RMS power, and global vs. local variations.
• Experience with PNR of standard cells for embedded CPU cores, NoC fabric, datapath blocks, ALUs, etc.
• Ability to work outside the tools for modification of standard flows, scripting, and automating processes to achieve improvement in physical design methodology.
• Experience with Verilog/VHDL coding, Python, Perl/Tcl scripting, and UNIX/Linux is preferred.
• Excellent communication skills with experience writing technical documentation is preferred.
• Proven track record in technical leadership and mentoring junior engineers is highly desirable.
• Eligibility for Confidential, Secret, or Top Secret security clearance is preferred.

Minimum Requirements:

• Bachelor's Degree in Electrical Engineering, Computer Engineering, or equivalent with at least 12 years of direct hands-on industry experience in Digital ASIC and Mixed-Signal SoC physical design; or
• Master’s Degree with at least 10 years of experience.
• Must be able to communicate technical concepts fluently in written and spoken English.
• Must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. Person.*
• Must currently reside in the United States. Eastern Time Zone preferred.

*Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

This is an immediate opening and will be based out of the Marlborough, Massachusetts Design Center. Applicants residing in or relocating to the New England area will be given preference.

[Updated 02 April 2021]

Technical Lead / Principal Consulting Engineer, Digital ASIC & SoC

Intrinsix is seeking a highly experienced ASIC and SoC digital design engineer to provide technical management on customer projects. As a Technical Lead and Principal Consulting Engineer at Intrinsix, you will provide hands-on leadership taking projects from inception to completion. You will analyze customer requirements, create specifications, and architect integrated solutions for end-use in many diverse industries such as aerospace and defense, medical and biotech, autonomous driving, finance, Internet of Things, telecommunications, and consumer electronics.

You will serve as a customer-facing technical expert to assist with pre-sales business development and proposal writing, helping to define project scope and tasks. You will craft innovative solutions for complex ASIC & SoC design problems, implementing designs in a variety of advanced process nodes and state-of-the-art technologies. You will integrate existing IP blocks into new designs, contribute to internal research activities, and have opportunities to develop new patents with Intrinsix. You will evaluate team and individual performance, completing post-project debrief and lessons learned documentation. Dependent on your prior experience and career goals, this position will entail managing and growing a team of engineers.

Qualifications and Skills:

• 15+ years of experience in High-Performance ASIC & SoC development and familiarity with the semiconductor and microelectronics ecosystem for both defense and commercial industry.
• Hands-on knowledge in all phases of the ASIC process (design and simulation through GDSII hand-off) and industry-standard EDA tool flows, such as Cadence, Synopsys, and Mentor.
• High level of expertise in IP core integration, such as DSP, RISC, CPU and GPU, with experience evaluating tradeoffs in PPA (power, performance, area) and cost for design optimization.
• Broad understanding of semiconductor/solid-state physics with experience in physical design and layout.
• Experience with a wide variety of semiconductor fabrication vendors and process nodes/technologies.
• Significant experience with synthesis, STA, and DFT ASIC design and verification sign-off methodologies.
• Proficient in RTL coding (Verilog and VHDL) and SystemVerilog.
• Proficient in C/C++, Perl, Tcl/Tk, Python, assembly language, UNIX/Linux, and shell programming.
• Excellent communication skills with significant experience in writing technical proposals and making technical presentations to customers.
• Proven track record of efficacy in technical leadership and team management.
• Eligibility for Confidential, Secret, or Top Secret security clearance preferred.

Minimum Requirements:

• Bachelor's Degree in Electrical Engineering, Computer Engineering, or equivalent with at least 20 years of direct hands-on experience in ASIC/SoC and FPGA design; or
• Master’s Degree with at least 15 years of experience; or
• Ph.D. with at least 10 years of experience.
• Must be able to communicate technical concepts fluently in written and spoken English.
• Must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. Person.*
• Must currently reside in the Northeastern United States or relocate to the area on or before 8/1/2021. Greater Boston area / Middlesex County in Massachusetts preferred.

*Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

This is an immediate opening and is a work-from-home/remote full-time position with Intrinsix. Applicants in the Northeastern region or Eastern Time Zone of the US will be given preference.

[Updated 02 April 2021]

Technical Lead / Principal Consulting Engineer, Analog/RFIC & Mixed-Signal SoC

Intrinsix is seeking a highly experienced Analog, RF, and Mixed-Signal ASIC/SoC design engineer to provide technical management on customer projects. As a Technical Lead and Principal Consulting Engineer at Intrinsix, you will provide hands-on leadership taking projects from inception to completion. You will analyze customer requirements, create specifications, and architect integrated solutions for end-use in many diverse industries such as aerospace and defense, medical and biotech, autonomous driving, finance, Internet of Things, telecommunications, and consumer electronics.

You will serve as a customer-facing technical expert to assist with pre-sales business development and proposal writing, helping to define project scope and tasks. You will craft innovative solutions for complex ASIC & SoC design problems, implementing designs in a variety of advanced process nodes and state-of-the-art technologies. You will integrate existing IP blocks into new designs, contribute to internal research activities, and have opportunities to develop new patents with Intrinsix. You will evaluate team and individual performance, completing post-project debrief and lessons learned documentation. Dependent on your prior experience and career goals, this position will entail managing and growing a team of engineers. This position has potential to grow into a department-level director role as well.

Qualifications and Skills:

• 15+ years of experience transistor-level design and verification of Analog/RF and Mixed-Signal integrated circuits and systems, and familiarity with the semiconductor and microelectronics ecosystem for both defense and commercial industry.
• Hands-on knowledge in all phases of the Mixed-Signal ASIC flow (design and simulation through GDSII hand-off) using industry-standard methodologies and EDA tool flows (Cadence, Synopsys, and Mentor).
• Proficient in Mixed-Signal simulation and verification techniques, including SPICE/Multisim.
• Significant experience with A/D converters including SDM (Sigma-Delta Modulator) design, complex op-amp architectures, oscillators, PLLs, and digital filters (FIR, IIR, Decimation, Interpolation, Multi-rate, etc.).
• Understanding of the math associated with linear transforms and quantization theory.
• Proficient in Verilog/Verilog-AMS, C/C++, Python, Perl, Tcl/Tk, MATLAB, UNIX/Linux, and shell scripting.
• High level of expertise in IP core integration in Mixed-Signal SoCs with experience evaluating tradeoffs in PPA (power, performance, area) and cost for design optimization.
• Broad understanding of semiconductor/solid-state physics with experience in physical design and layout.
• Broad understanding of IC processing technologies and experience with a wide variety of semiconductor fabrication vendors and advanced process nodes for high-performance Mixed-Signal SoCs.
• Excellent communication skills with significant experience writing technical proposals and making technical presentations to customers.
• Proven track record in technical leadership, team management, and mentoring junior engineers.
• Experience with mmWave/high frequency (>20GHz) is highly desirable.
• Experience in the design of ROICs and imaging sensors is highly desirable.
• Eligibility for Secret/Top Secret security clearance preferred.

Minimum Requirements:

• Bachelor's Degree in Electrical Engineering, Computer Engineering, or equivalent with at least 20 years of direct hands-on experience in Analog/RFIC and Mixed-Signal SoC design; or
• Master’s Degree with at least 15 years of experience; or
• Ph.D. with at least 10 years of experience.
• Must be able to communicate technical concepts fluently in written and spoken English.
• Must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. Person.*
• Must currently reside in the Northeastern United States or relocate to the area on or before 8/1/2021. Greater Boston area / Middlesex County in Massachusetts preferred.

*Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

Intrinsix is an equal opportunity employer. Employment decisions are based on business needs, job requirements, and individual qualifications. We consider candidates without regard to race, ethnicity, national origin, gender identity, sexual orientation, disability, veteran status, any other non-merit factor, or any other protected characteristic as outlined by federal, state, or local laws.

This is a full-time position with Intrinsix based out of our Marlborough, Massachusetts Design Center. 

[Updated 02 April 2021]

Senior FPGA, Embedded Software Engineer & Security Architect

Intrinsix is seeking a highly experienced and versatile embedded software engineer with extensive software experience very close to the hardware. Experience with hardware-level/firmware and software security architecture, design, testing, and analysis is desired to perform ASIC and SoC development alongside the hardware design team.

As a Senior/Principal FPGA & Embedded Software Engineer, you will design embedded software and firmware for SoCs, ASICs, and FPGAs, including definition and implementation of advanced architectures for real-time embedded processing. You will work with the ASIC design and verification team throughout architecture definition, design implementation, and functional verification phases.  In addition, you will participate in lab bring-up/debug of engineering prototype hardware.  Code development responsibilities include: board support packages, bare metal device drivers, boot code, hardware diagnostics, BIOS development, and RTOS interfacing.

Qualifications:

• 8+ years of experience in real-time embedded systems software development for FPGA, ASIC, and SoC.
• 5+ years of experience with UNIX/Linux and Windows operating environments.
• Experience with embedded processor (CPU/DSP) core code development.
• Experience using test equipment to test and verify the performance of hardware.
• Experience debugging hardware in a lab environment utilizing test equipment (scopes/analyzers).
• Experience writing detailed software specifications.
• Proficient in C, C++, Python, Perl, Tcl/Tk, assembly programming, and Verilog RTL code development.
• Familiarity with ARM and Tensilica ISA and HW architecture highly desirable.
• Experience in FPGA development/verification using VHDL/System Verilog/UVM and OVM is highly desired.
• Experience modeling and simulating using PSPICE, MATLAB/Simulink is preferred.
• Experience with hardware-level and firmware security architecture, design, testing, and analysis highly desired.
• Eligibility for Secret/Top Secret security clearance preferred.

Minimum Requirements:

• Bachelor's Degree in Electrical Engineering, Computer Engineering, or equivalent with at least 10 years of direct hands-on experience in ASIC/SoC and FPGA design; or
• Master’s Degree with at least 5 years of experience.
• Must be able to communicate technical concepts fluently in written and spoken English.
• Must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. Person.*
• Must currently reside in the Northeastern United States or relocate to the area on or before 8/1/2021. Greater Boston area / Middlesex County in Massachusetts preferred.

Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

[updated 02 April 2021]

Microelectronics Subject Matter Expert (SME) - Washington, D.C. region

Intrinsix Corp. is seeking a Microelectronics Subject Matter Expert to serve as a strategic technical advisor for DoD programs in the Office of the Under Secretary of Defense for Research and Engineering (OUSD(R&E)). Requiring broad industry experience in leading-edge IC and semiconductor technologies, this position serves at the direction of the Principal Director for Microelectronics under the Director of Defense for Research and Engineering for Modernization (DDR&E(M)) and is based in the Washington D.C. area.

Will lead the development, organization, and maintenance of DoD Technology Modernization Roadmaps for Microelectronics.  These technology roadmaps will inform DoD leadership, other Government Agencies, Congress, Industry, Academia, and Professional Societies, among others, to shape the future of defense-related technology development in the United States. This program seeks to unify the modernization efforts, guide the investment strategies, and advance the technical capabilities of all DoD branches, including the Services.

Responsibilities:

• Develop and maintain modernization tech roadmaps related to microelectronics, integrated circuits, and the semiconductor industry. Roadmaps shall include all DoD activities and applicable program elements and shall be kept current and updated at the direction of the Principal Director for Microelectronics.
  • Synchronize roadmap development with key stakeholders to ensure coordination between DoD leadership, the Services, other DoD Agencies, and external partners.
  • Refine and update tech roadmaps based on feedback from stakeholders, changes to technology development investments, and state-of-the-art developments in microelectronics.
• Prepare presentations and reports to DoD leadership, outside Agencies, Congress, Industry, Academia, Professional Societies, and others as requested by the Principal Director.
• Prepare materials for presentation and lead meetings as requested by the Principal Director.
• Track department-wide budgets for modernization efforts aligning with the microelectronics priority area.

Qualifications and Requirements:

• Clearance: Active current DoD Top Secret with SCI eligibility.
• Minimum of 20 years of total relevant industry and research experience.
• Ph.D. in Electrical Engineering, Applied Physics, or relevant discipline.
• Recent direct experience with microelectronic systems engineering and associated technology development programs, with at least 1 year of direct hands-on experience in integrated circuit (IC) design.
• Extensive knowledge of advanced IC processing technologies and Solid-state Physics.
• Excellent communication skills, fluent in written and spoken English, with significant experience writing technical proposals and giving technical presentations.
• Proven track record of effective interpersonal communication, technical leadership, and team management.
• Must reside in the Arlington, Virginia area or the NCR (National Capital Region) on or before 5/1/2021.
• Must be a U.S. citizen with Top Secret Clearance (TS/SCI-eligible).

-------------------------------------------------------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS. 
NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

-------------------------------------------------------------------------------------------------------------------

[updated 02 April 2021]

Microelectronics Senior Engineer/Scientist - Washington, D.C. region

Intrinsix Corp. is seeking a Senior Engineer/Scientist to serve as a technical associate and advisor to the Subject Matter Expert (SME) in Microelectronics for DoD programs in the Office of the Under Secretary of Defense for Research and Engineering (OUSD(R&E)). Leveraging industry experience in leading-edge IC and semiconductor technologies, this position is based in the Washington, D.C. area and serves at the direction of the Principal Director for Microelectronics under the Director of Defense for Research and Engineering for Modernization (DDR&E(M)).

Will assist in the development, organization, and maintenance of DoD Technology Modernization Roadmaps for Microelectronics.  These technology roadmaps will inform DoD leadership, other Government Agencies, Congress, Industry, Academia, and Professional Societies, among others, to shape the future of defense-related technology development in the United States. This program seeks to unify the modernization efforts, guide the investment strategies, and advance the technical capabilities of all DoD branches, including the Services.

Responsibilities:

• Assist in development and maintenance of modernization tech roadmaps related to microelectronics, integrated circuits, and semiconductors. Roadmaps shall include all DoD activities and applicable program elements and shall be kept current and updated at the direction of the Principal Director for Microelectronics.
  • Refine and update roadmaps to incorporate technical analysis of current vs. targeted capabilities, new research developments in the semiconductor industry, and the state of the art in microelectronics.
  • Refine and update roadmaps based on feedback from stakeholders, current and anticipated changes in commercial investment patterns, manufacturing process advancements, innovation in Commercial-Off-the-Shelf (COTS) and Application-Specific Standard Product (ASSP) development, cutting-edge ASIC/SoC architectures, and Heterogeneous System on Chip (HSoC) chiplet strategies.
• Assist the SME in gathering data, synthesizing information, writing reports, and preparing presentations for DoD leadership, outside Agencies, Congress, Industry, Academia, Professional Societies, and others as requested by the Principal Director.
• Prepare materials for presentation and assist in conducting meetings as requested by the SME.
• Assist the SME in tracking department-wide budgets for efforts aligning with DDR&E(M) priorities in the microelectronics technical area.

Qualifications and Requirements:

• Clearance: DoD Top Secret with SCI eligibility within the last 24 months.
• Degree in Applied Physics, Engineering Physics, Electrical Engineering, or relevant discipline.
  • Master’s Degree and 10+ years’ total relevant industry and research experience; or
  • Ph.D. and 6+ years of recent direct experience with microelectronics and related disciplines.
• Recent direct experience with microelectronic circuit and systems engineering, semiconductors, or associated technology development programs, with at least 1 year of direct hands-on experience in IC design.
• Extensive knowledge of advanced IC processing technologies and Solid-state Physics.
• Excellent communication skills with fluency in written and spoken English.
• Proven track record of effective communication in professional settings with both peers and management.
• Must reside in the Arlington, Virginia area or the NCR (National Capital Region) on or before 5/1/2021.
• Must be a U.S. citizen with Top Secret Clearance (TS/SCI-eligible).

-------------------------------------------------------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS. 
NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

-------------------------------------------------------------------------------------------------------------------

Intrinsix is an equal opportunity employer. Employment decisions are based on business needs, job requirements, and individual qualifications. We consider candidates without regard to race, ethnicity, national origin, gender identity, sexual orientation, disability, veteran status, any other non-merit factor, or any other protected characteristic as outlined by federal, state, or local laws.

For future interest only. This position is not immediately open.

This position is based out of the Marlborough, Massachusetts Design Center. Highly qualified candidates based out of other areas *Eastern time zone only* will be considered.

(Updated 18 Dec 2020)

Candidate will work as a Project Manager for Analog/MXS and RFIC development out of the Marlborough, Massachusetts Design Center. Will participate in ASIC and SoC developments from initial formulation of customer proposals and on-going supervision of the Intrinsix design effort, to relationship management between Intrinsix and our clients, including third-party design partners. Will oversee all aspects of project management using planning, monitoring, and controlling processes in the design of cutting-edge custom analog, mixed-signal, and radio-frequency integrated circuits.

Qualifications:

• 10+ years of experience in electronics design and development engineering with focus on ASIC design and integration, including at least 5 years of project management experience.
• Proven track record coordinating the efforts of local and remote hardware design teams for Analog/Mixed-Signal and RFIC projects.
• Proven technical leadership abilities with experience in team building, process improvement, conflict resolution, and motivating people.
• Proven track record in using project management techniques to coordinate the efforts of hardware design teams.
• Skilled in developing Risk Register and Risk Response plans, using pricing models and billing procedures for budget management, and communicating to management the status of resource utilization, project costs, risk management, project profit margins.
• Skilled in Microsoft Project, Microsoft Office (Word, Excel, PowerPoint), and Microsoft SharePoint.
• Master's Degree is highly desirable.

Strong candidates will also have one or more of the following:

• Significant experience with supply chain management.
• Significant experience with mmWave/super high-frequency RFIC and radar technologies.
• Experience writing technical proposals and giving technical presentations.
• Experience using Microsoft SharePoint for document sharing and storage, etc.
• Ability to obtain Confidential or Secret Security Clearance is a plus.

Requirements:

• Applicant must have a Bachelor’s or Master’s Degree in Electrical Engineering, Computer Engineering, or an equivalent degree.
• Applicant must have at least 5 years of direct, hands-on experience in Analog/MXS and RF ASIC/SoC design or custom semiconductor device development.
• Applicant must be PMI certified or actively working towards PMP Certification.
• Applicant must be able to communicate technical concepts fluently in written and spoken English.
• Applicant must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. person.*

*Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

Please note: During the remainder of the COVID-19 pandemic, subject to Massachusetts state regulations and Intrinsix company policies, this position will be fully remote/work-from-home. Long-term, this position would ideally be performed from the Marlborough, Massachusetts office, but highly qualified candidates residing outside the Boston area (within the Eastern time zone) are still encouraged to apply.

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

This is a future potential opening with Intrinsix in the Silicon Valley or East Bay area of California only. There is no open position at this time.

(Updated 14 April 2020)

Candidate will leverage broad industry experience with leading-edge IC technologies to serve as a strategic technical leader on Analog/Mixed-Signal ASIC & RFIC projects. Will provide technical pre-sales support to the Business Development team by analyzing customer requirements, proposing and architecting state-of-the-art solutions. Dependent upon candidate’s prior experience, this position may entail managing and growing the A/MXS/RFIC and/or ROIC engineering team.

Qualifications:

• 15+ years of experience in advanced node transistor-level design of Analog/Mixed-Signal and/or RF integrated circuits and systems.
• Hands-on knowledge in all phases of the Mixed-Signal ASIC design flow (design and simulation through GDSII hand-off).
• High level of expertise in standard Analog/Mixed-Signal/RFIC design tools and methodologies.
• Broad knowledge of IC processing technologies and Solid-State Physics.
• Excellent communication skills with significant experience writing technical proposals and giving technical presentations.
• Proven track record in effective interpersonal communication, technical leadership, and team management.

Strong candidates will also have one or more of the following:

• Knowledge of the math associated with linear transforms and quantization theory.
• Experience with A/D converter design, including Sigma Delta Modulators. 
• Broad knowledge of digital filters (FIR, IIR, Decimation, Interpolation, Multi-rate).

• Knowledge and experience in Mixed-Signal Verification techniques.
• Experience with mmWave/high frequency designs (>30 GHz) is highly desirable.
• Expertise in physical design and analog layout is a plus.
• Experience in design of ROICs and imaging sensors/detectors is a plus.
• Ability to obtain Secret Clearance is a plus.

Requirements:

• Applicant must have a Master’s Degree or Ph.D. in Electrical Engineering, Computer Engineering, or equivalent.
• Applicant must have at least 5 years of direct, hands-on experience in mixed-mode ASIC design and verification and SoC development.
• Applicant must be able to communicate fluently in written and spoken English.
• Applicant must be a U.S. person as defined under ITAR.*

*Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

This is a potential future position, not an immediate opening.

Candidates must be currently residing in (or planning on relocating permanently to) the state of Indiana. Only Indiana-based applicants will be considered.

(Updated 18 December 2020)

Provide technical leadership on customer projects. Provide technical support in analyzing customer requirements, while architecting and proposing solutions. Craft state-of-the-art solutions for complex ASIC & SoC design problems. Dependent upon candidate’s prior experience, this position may entail managing and growing a team of engineers.

Qualifications:

• 15+ years of experience in High-Performance ASIC & SoC development.
• High level of expertise in IP core integration, such as DSP, RISC CPU and GPU.
• Hands-on knowledge of all phases of the ASIC process (design and simulation through GDSII hand-off).
• Proven track record in technical leadership and team management.
• Experience with a wide variety of semiconductor fabrication vendors.
• Broad knowledge of IC processing technologies and Solid-State Physics.
• Significant experience with synthesis, STA, and DFT ASIC design and verification sign-off methodologies.
• Proficient in SystemVerilog.
• Excellent communication skills with significant experience in writing technical proposals and making technical presentations to customers.
• Expertise in physical design is preferred.

Requirements:

• Applicant must have a minimum of 5 years direct, hands-on experience in ASIC/SoC design and development.
• Applicant must have a Master’s Degree or Ph.D. in Electrical Engineering, Computer Engineering, or equivalent.
• Applicant must be able to communicate technical concepts fluently in written and spoken English.
• Applicant must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. Person.*

*Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

This is a future potential opening with Intrinsix. There is no open position at this time.

[Updated 15 January 2021]

Provide hands-on technical contribution and leadership on ASIC/SoC and IP development projects. Help architect, specify, and lead the implementation of verification projects using high-level verification languages and industry standard verification methodologies. Work very closely with ASIC/SoC project leaders to implement complete verification environments and methodologies. Analyze customer technical requirements, propose solutions, and work collaboratively in a multi-site development environment.

Qualifications:

• 7+ years of experience in ASIC/SoC verification in a team environment.
• Experience architecting verification environments and writing test specifications.
• Ability to lead a small verification team, and work collaboratively in a multi-site development environment.
• Extensive applied knowledge of SystemVerilog and UVM.
• Hands-on experience using Object-Oriented Programming (OOP) techniques, random test generation, assertion-based verification, and functional coverage.
• Proficiency in C and experience with Perl, Tcl, Make, UNIX scripting.

Requirements:

• Applicant must have a minimum of 5 years direct experience in ASIC design verification.
• Applicant must have a Bachelor’s or Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
• Applicant must be able to communicate technical concepts fluently in written and spoken English.
• Applicant must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. Person.

Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO PHONE CALLS FROM RECRUITERS, PLEASE!

---------------------------------------------------------------------

This is a future potential opening with Intrinsix. There is no open position at this time.

[Updated 15 January 2021]

Candidate will be a hands-on technical contributor and leader in verification of mixed-signal ASIC projects. Candidate will help architect, specify, and lead the implementation of mixed Analog/Digital design verification efforts using analog and digital simulation tools including high-level verification languages.

Qualifications:

• 5+ years of experience in mixed-mode verification in a team environment.
• Experience with analog and digital test generation and familiarity with metrics-driven verification and functional coverage methodology.
• Experience with writing test plans and architecting verification environments.
• Extensive applied knowledge of SystemVerilog and UVM.
• Proficiency in Cadence AMS simulation environment including Spectre, APS, and Incisive.
• Experience with system-level modeling of Mixed-Signal, Analog, and RF systems with Simulink.
• Experience with Real Number Modelling (RNM) and Verilog-AMS.
• Experience with scripting languages (e.g. Make, Perl, Tcl).

Requirements:

• Applicant must have a minimum of 5 years direct experience in mixed-mode ASIC design verification.
• Applicant must have a Bachelor’s or Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
• Applicant must be able to communicate technical concepts fluently in written and spoken English.
• Applicant must have permanent legal authorization to work in the U.S. without employer sponsorship.
• Applicant must be a U.S. Person.*

*Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------

This is a future potential opening with Intrinsix. There is no open position at this time.

[Updated 22 January 2021]

New Graduate Design Engineer

You will be an engineering team member engaged in all aspects of custom IC design projects. You will be presented with opportunities to join teams performing analog/mixed-signal circuit design, digital logic design, digital and mixed-signal verification, IP development, and hardware-interfacing software development. You will become an expert user of industry-standard IC design and verification tools from Cadence, Synopsys, and Mentor. 

Qualifications:

• BS or MS degree(s) in Electrical Engineering, Electrical & Computer Engineering, Robotics Engineering, Computer Science, or closely related discipline.
• Proven ability to work in a team environment.
• Ability to quickly learn new concepts, tools, and methodologies. 
• Strong candidates will have industry internship experience.

• Calculus/Differential Equations
• Digital and/or Analog Logic Design
• Microelectronic Circuits I & II
• Circuit Theory/Circuit Analysis
• Embedded Computing
• Object-Oriented Design/Programming with Python
• C/C++ Programming
• Verilog and/or VHDL
• FPGA/Programmable Logic Device Design
  

Requirements:

• Applicant must have permanent legal authorization to work in the U.S. (Intrinsix cannot sponsor work visas at this time.)
• Strong communication skills with fluency in English, both written and verbal.
• Applicant must be a U.S. citizen, U.S. Permanent Resident, or an individual otherwise granted asylum or refuge in the United States under an amnesty program.*

Please note: During the remainder of the COVID-19 pandemic, subject to Massachusetts state regulations and Intrinsix company policies, this position will be remote/work-from-home. Long-term, this position will be performed from the Marlborough, Massachusetts office and will require the engineer to reside in the Greater Boston area.

--------------------------------------------------

* Pursuant to 22 CFR §120.15, a U.S. Person is defined as a U.S. citizen, a U.S. Legal Permanent Resident, or a Protected Person under the Immigration and Naturalization Act – 8 U.S.C.1324b(a)(3).

---------------------------------------------------------------------

 INTRINSIX IS NOT ACCEPTING RESUMES FROM STAFFING AGENCIES OR THIRD-PARTY RECRUITERS AT THIS TIME. NO EMAILS OR PHONE CALLS FROM RECRUITERS, PLEASE.

---------------------------------------------------------------------